

HMT7742 / HMT7743 GENIE IO-LINK DEVICE SINGLE PHY

The HMT7742 and HMT7743 GENIE family IC provides a bridge between a microcontroller with a sensor or actuator function and a 24V supply and signalling cable, specified to support IO-Link.

The device is primarily used in IO-Link or Single Input Output (SIO) switching applications for inductive and capacitive loads for industrial sensor/actuator applications. The device is available in two voltage configurations, 3.3V (HMT7742) or 5.0V (HMT7743).

[1] This specification makes reference to IO-Link Interface and System Specification Version 1.1.3, June 2019

1.1 Features

- integrated UART peripheral with M-sequence handling (inc. checksum) for all IO-Link sequences to specification 1.1
- single octet UART mode for unlimited M-sequence size and continuous data transfer
- internal data buffer for up to 15 octets
- transparent UART mode for special applications
- quartz-free IO-Link clock extraction and timing generation at 38.4kBaud and 230.4kBaud
- outputs configured to be high-side, low-side or push-pull ($<10\Omega$)
- fast switching time ($<1\mu\text{s}$)
- configurable short circuit current limit and reporting
- zener limits for rapid inductive load switch off
- 5V to 35V supply range
- supports unequal microcontroller and HMT7742 supply levels
- device reset reporting
- 3.3V or 5V, 50mA linear regulator
- full zero current reverse polarity protection
- over-voltage protection to 35V
- ESD protection to 4kV
- EMC surge protection to ($\pm 1\text{kV}/500\Omega$ 1.2 $\mu\text{s}/50\mu\text{s}$)
- thermal shutdown, configurable level allows protection of neighbouring devices and packaging
- 7-bit, calibrated, temperature measurement
- configurable under-voltage detection
- two configurable current mode LED outputs
- small format 3mm x 3mm, 12LD DFN package

In normal operation the HMT7742 is configured by the microcontroller via the SPI interface at start-up. Typically the HMT7742 will then function as a Single Input Output IO-Link device driving the output line and load as configured by the microcontroller. If the device is connected to an IO-Link master, then the master can initiate communication and exchange data with the microcontroller while the HMT7742 acts as the physical/data-link layer for the communication.




Fig. 1: Overview diagram, see Fig. 15 for a detailed block diagram

2 Package and pin-out




Fig. 2: Package and pinout (see §23 on page 26)

3 Example Application




Fig. 3: Application diagram, example sensor configuration shown

4 Start-up

At start-up, power is applied via the cable on VPLUS. A Power-On-Reset (POR) circuit ensures correct start-up of the HMT7742/3, and that the output switches are initially in a high impedance state.

The SPI communication logic is reset whenever SS='1' and is independent of the HMT7742/3 power on reset itself. It is therefore possible to read the SPI register values even when the HMT7742/3 is in reset. In particular, the

STATUS:RST bit is read as part of the STATUS byte on every SPI access. This bit is cleared when the device is in reset, or when the device has been reset. This status information can be used as set out in Table 1 to determine the HMT7742 reset state, and also to react to unexpected reset conditions.

	STATUS:RST	INT	comment
power on reset	0	0	HMT7742/3 is in power on reset (checked at the start of the SPI access). Only the STATUS:RST bit is valid. The microcontroller may wait for a high level on INT before proceeding.
device reset	0	1	HMT7742/3 has been reset, and INT is forced high. Write STATUS:RST='1' to set the bit to '1' and allow normal operation of the INT line.
operation	1	x	normal operation

Table 1: Reset conditions

The microcontroller should initialise the state of the internal registers to the desired values after reset.

5 SPI Communication

Internal registers are provided to observe and control the HMT7742/3 state. These register settings are read and written via the SPI interface, where the HMT7742/3 is the SPI slave.

The detailed timing diagram is shown in Fig. 4. Data is shifted into an internal shift register from input MOSI on each rising SCK edge. Data is made available on pin MISO at each falling SCK edge. Note that the MISO line is only driven when the slave specific select line SS='0', which allows other SPI slaves to share the same SPI bus.

The MSB of the address byte is a WR/RDn bit, where a '1' indicates that each byte will be written to the registers. Valid data is always made available on the MISO line independent of the WR/RDn bit. Where a register is written and read in the same operation, then the read value will be the old register value. During read operations, the level of the MOSI line is ignored for the data bytes.

The byte sequence for data transmission is shown in Fig. 5. Each transmission sequence consists of a falling SS edge which synchronises transmission, followed by a target register address byte. During the transmission of the address byte from the microcontroller to the HMT7742/3, the status register contents are sent from the HMT7742/3 to the microcontroller.




Fig. 4: Register programming

5.1 Multiple byte exchange

Multiple registers at consecutive addresses can be read or written by extending the access as shown in Fig. 5. Bytes are written on the rising SCK clock edge of the eighth bit of each byte.

With the WR/RDn bit set, a simultaneous read/write operation is started. Now, with a multiple byte exchange, it is possible to both read and write the values of multiple register bytes in one operation. This is particularly useful with larger M-sequence types where there is limited time available for the SPI exchange.

The STATUS of the HMT7742/3 will always be transmitted as the first response byte on the MISO line.




Fig. 5 Single byte and sequential byte accesses

5.2 Unequal supplies HMT7742/3 and microcontroller

The input logic threshold, V_{DH} , for the SS and MOSI pins supports operation of the HMT7742/3 and a microcontroller, where the microcontroller is supplied with a reduced voltage, for typical combinations shown in Table 2:

supply (VSNS)	microcontroller supply		
	2.5V	3.3V	5.0V
HMT7742 3.3V	✓	✓	
HMT7743 5.0V		✓	✓

Table 2: Supported voltage supply combinations, SPI interface

The specification accounts for a tolerance of +10% on the HMT7742/3 supply and simultaneously -10% on the microcontroller supply. A minimal increase in device consumption, ΔI_{VSNS} , occurs in with an input pin at logic '1' under these conditions.

5.3 SIO output

In the SIOActive state, the high-side or low-side switches are switched according to the CTL:HS and CTL:LS bits. It is not legal to switch both on simultaneously, and this register setting will disable both switches. The high-side and low-side switches are identical and have an on-state resistance of R_{SW} . Any inactive switch acts as a zener diode limiting the voltage on the CQ line to V_{ZEN} above VPLUS (high-side switch), or V_{ZEN} below GND (low-side switch). This allows rapid switch off for inductive loads.

6 IO-Link UART peripheral

The HMT7742/3 contains an IO-Link UART peripheral for bidirectional communication on a 3-wire line according to the IO-Link Standard [1].

6.1 Multi-octet mode

6.1.1 SIO mode

Fig. 6 shows the IO-Link UART peripheral state machine. When the CTL:SIO bit is set, the HMT7742 is set to Single Input Output mode. In this mode the HMT7742 has the following states:

- SIOActive: The CQ line is driven according to the setting of the CTL:HS and CTL:LS bits.

The internal UART does not run in this state and so master messages are only detected if a wake-up request from the master is received, which switches the HMT7742 to the SIOListen state. If the output is set to high impedance (CTL:HS=LS='0'), then the HMT7742/3 can not receive a wake-up request from the master. It is therefore necessary to switch to IO-Link mode (CTL:SIO='0') if communication detection is required with a high impedance output.

- **SIOListen:** The HMT7742/3 has experienced a short-circuit via a wake-up request from the master.

Both the high-side and low-side switches are off, and the restart timer, t_{RESTART} , is running. Transitions on the CQ line are read as data, and stored in the data buffers (FR0:DATA[7:0] to FR14:DATA[7:0]). If a complete, valid, master message is received, then the state changes to Transmit, an interrupt is generated and the restart timer is reset.

If the restart timer expires, then the HMT7742 returns to the SIOActive state and the CQ line is driven again after the transmission.

6.1.2 IO-Link mode

At start-up, and if the CTL:SIO bit is cleared, the HMT7742/3 enters IO-Link mode. In this mode the HMT7742/3 has the following states:

- **IOListen:** Transitions on the CQ line are read as data, and stored in the data buffers. Once a complete master message has been read, or an error is experienced in reception (eg. bad parity, checksum or time-out), then the state changes to Transmit mode.

6.1.3 Transmit mode

Following reception of an IO-Link master message the HMT7742/3 enters the following state:

- **Transmit:** The HMT7742/3 is waiting on data from the microcontroller, or is in the process of transmitting data on the CQ channel. The HMT7742/3 will revert to IOListen or SIOActive on completion of the transmission, or if an abort is generated by the microcontroller by writing a LINK:END command.

If the HMT7742/3 has entered Transmit from an SIO mode, the microcontroller would normally now set the HMT7742/3 to IO-Link mode, such that the HMT7742/3 continues to listen for further information from the master.

If the HMT7742/3 experiences a short-circuit during Transmit, then the STATUS:SSC bit is set, and the HMT7742/3 returns to either IOListen or SIOListen.

6.1.4 IO-Link UART peripheral (Multi-octet mode) state machine




Fig. 6: IO-Link UART peripheral state machine

6.1.5 Interrupt handling

The HMT7742/3 signals an event to the microcontroller using the INT pin, which is intended to be configured as a level sensitive interrupt.

6.1.6 Data interrupt handling

If the STATUS:DAT bit is read as active (high) on an SPI access, then the HMT7742/3 is halted in a WAIT condition and is waiting for either a LINK:END or LINK:SND command from the microcontroller. While the HMT7742 is in the WAIT condition the interrupt pin (INT), the STATUS:INT bit and the STATUS:DAT bit remain active continuously. Data can be read and written to the HMT7742/3 registers while in the WAIT condition. Typically the LINK register and FR registers are accessed to read the incoming data, and the FR registers are written to set up the outgoing data. As the HMT7742/3 is halted, it will not generate further data interrupts in the WAIT condition.

When the microcontroller sends either a LINK:END or LINK:SND command, the interrupt pin (INT), the STATUS:INT bit and the data bit, STATUS:DAT, are cleared within 220ns of the last SCK edge of the SPI write access. If the microcontroller detects an active interrupt after the SPI access, or if the STATUS:DAT bit is read as active (high) on a subsequent SPI access, then new data is available.

The LINK register is duplicated as LINK2 at address 0xF to optimise sequential SPI access:

- a sequential SPI read can be used to read the LINK2 register and then the frame registers in one SPI operation.
- a sequential SPI write (including SND bit) can be used to write the LINK2 register and then the frame registers. Transmission starts once the FR0 register is written and the micro-controller must ensure that the subsequent registers have valid values before the start of transmission of the respective octets.

6.1.7 Short circuit , over-temperature and under-voltage interrupt handling

The INT pin and the STATUS:INT bit are additionally active (high) if the last value of the short circuit, under-voltage or over-temperature status bits communicated on the SPI are different to the current value. The HMT7742/3 handles short-circuit and over-temperature autonomously and does not require a reaction from the microcontroller. It is possible for these status bits to change at any time, and so the interrupt may be removed between entering the interrupt service routine and reading the status on the SPI. The interrupt will be removed during the next SPI access to the HMT7742/3. If an SPI access is made without checking the value of these bits, as is typical during processing of a data interrupt, it is therefore necessary to record the status values from the final access, or to explicitly add an extra SPI access.

6.1.8 Interrupt handler structure

The interrupt handler will typically have the following sequence:

```
read the HMT7742/3 status with a read access from the LINK register
if (STATUS:DAT is active){
    analyse the STATUS:CHK bit, read the FR registers
    send LINK2:SND or LINK2:END as appropriate and write the response into the FR registers
};
update the microcontrollers copy of the short-circuit, under-voltage and over-temperature status based on the
status bits received in the previous access. Take action if necessary.
```

6.1.9 Changing to and from SIO mode

The HMT7742/3 should be placed into IO-Link mode as soon as communication with the master is established.

Typically a switch from SIO mode (CCTL:SIO='1') to IO-Link mode (CCTL:SIO='0') is made during the WAIT condition when a valid message is detected from the master. A switch from IO-Link mode to SIO mode is typically made shortly after the device response to the FALLBACK command from the master has been sent. The switches themselves are, however, only activated by the microcontroller after the period defined in the IO-Link specification [1].

The HMT7742/3 may be switched from SIO mode to IO-Link mode at any time without disturbing data reception or transmission. A switch from IO-Link mode to SIO mode may disturb data reception if a master is in the process of transmitting, and the UART is therefore reset if this occurs.

6.1.10 SPI register writes outside interrupt service routines

The interrupt service routine will typically access the SPI, and so it is necessary to avoid a collision between an interrupt service routine SPI access and any other SPI access made from the microcontroller. Accessing the SPI

will clear a short circuit or over-temperature interrupt, and so the received value of these bits must be recorded by the microcontroller. If a function makes a number of sequential SPI accesses, then it is reasonable to ignore these status bits on all but the last access, and record the values read on this last access.

It is not necessary to check the DAT bit outside the interrupt service routine, since the data interrupt remains active until the microcontroller responds.

6.2 Single octet UART mode

The HMT7742/3 supports an operating mode called Single octet UART mode, which performs a simplified data transfer function, transferring one octet at a time in either direction. In this mode, M-sequence type recognition (MSEQ:M2CNT), the number of on-demand data octets (MSEQ:OD1, MSEQ:OD2) and checksum verification/generation are disabled and, therefore, must be realised by the microcontroller.

Note, that an exchange is always triggered by the master. It is not possible to transmit data without first receiving valid data.

Fig. 7 shows the single octet UART mode state machine. When the CTL:SGL bit is set by the microcontroller, the HMT7742 is set to single octet UART mode.

6.2.1 Buffering

The FR0 register and the HMT7742/3 UART internal register together provide double buffering of data in receive and single buffering in transmit. In order to avoid buffer over- or under-runs it is necessary for the microcontroller to:

- read FR0 before the UART writes a new octet in Receive mode (latency ca. $11 \times T_{\text{BIT}}$), or
- write FR0 before the UART requires a new octet in Transmit mode (latency ca. $3 \times T_{\text{BIT}}$).

6.2.2 Receive mode

In Receive mode the HMT7742/3 has the following states:

- **Receive wait:** The HMT7742/3 has received a complete master octet via the CQ channel. A data interrupt is generated (STATUS:DAT='1') and the received octet is placed in the FR0 register.

The microcontroller has access to the FR0 register and reads the received octet. The state changes to Receive Interim.

The UART continues to run in this state receiving the following frame. A buffer over-run will result if the microcontroller does not read FR0 before the frame completes. A UART frame is 11 bits, which at 230.4kBaud gives a period of 47µs for the SPI accesses of 16 bits. At 4MHz SPI this corresponds to an SPI delay of 4µs.

Error conditions: parity error, stop bit, time-out (more than $4 \times T_{\text{BIT}}$ waiting for the next UART frame on the CQ line), or buffer under-run are signalled with a data interrupt (STATUS:DAT='1') with additionally STATUS:CHK='1'. The microcontroller should respond by writing LINK:END and discarding any received octets.

The master stops sending after the last master octet and so a time-out will generally be detected by the HMT7742/3 in the delay while the microcontroller is preparing the response. The condition is held internally in the HMT7742/3 and discarded by the HMT7742/3 when FR0 is written by the microcontroller, initiating transmission. The time-out is therefore not reported to the microcontroller in this case.

- **Receive interim:** The UART receives data on the CQ line and copies this to the FR0 register, switching to Receive wait on completion.

Once the expected number of octets is received, the microcontroller initiates sending by writing the first octet in the response M-sequence to FR0, thereby switching the HMT7742/3 to Transmit mode (see §6.2.3). (In single octet UART mode the equivalent of a LINK:SND command is achieved by writing to FR0).

In SIOListen mode a received UART frame is only reported if the parity and stop bits are correct. The microcontroller must switch from SIO mode to IO-Link mode after reception of a valid UART frame before responding with LINK:END, otherwise the HMT7742 returns to SIO mode conflicting with the further master transmission.

6.2.3 Transmit mode

Transmit mode is entered when the microcontroller writes FR0 while the HMT7742/3 is in the Receive wait state. The UART reads this value from the FR0 register, emptying the buffer, and starts transmitting. The HMT7742/3 enters the Transmit wait state.

The HMT7742/3 provides a single octet data buffer and requests further data whenever this buffer is empty, including during the transmission of the previous octet. It is only necessary to ensure that this buffer is refilled before the UART needs to send the next octet.

The maximum allowed time between the starts of two subsequent frames on IO-Link is $11 T_{\text{BIT}} \text{ frame} + 3 T_{\text{BIT}} \text{ pause} = 14 T_{\text{BIT}}$, which at 230.4kBaud gives a period of 60µs for the 16 bit SPI access. At 4MHz SPI this corresponds to an SPI delay of 4µs.

In Transmit mode the HMT7742/3 has the following states:

- Transmit wait: The HMT7742/3 requests a new octet by sending a data interrupt (STATUS:DAT='1').

The HMT7742/3 is waiting for a response from the microcontroller, which either writes FR0 with a new octet to continue transmission, or LINK:END to terminate transmission.
- Transmitting (buffer empty) The UART sends the current octet.

A further response is requested from the micro-controller, by sending a data interrupt (STATUS:DAT='1'). If the micro-controller provides a further octet, this is placed in the buffer and the state changes to Transmitting (buffer full), if the micro-controller writes LINK:END, then the state changes to Transmitting (terminating).

If the microcontroller does not provide an octet before the UART transmission completes, then the state changes to Transmit wait.
- Transmitting (buffer full) The UART sends the current octet. On completion, it sources the next octet from the buffer, and the state changes to Transmitting (buffer empty).
- Transmitting (terminating) The UART sends the current octet. On completion, the PHY returns to idle.

6.2.4 Timing errors in transmit

The microcontroller can cause a timing error in Transmit mode if the delay in response is too long. These errors are not monitored by the HMT7742/3. The minimum inter-frame time delay of $1xT_{\text{BIT}}$ is, however, guaranteed by the HMT7742/3.

6.2.5 Error conditions in transmit

Error conditions are reported to the microcontroller as either short-circuit (STATUS:SSC='1', reported following a delay of t_{RETRY}), over-temperature (STATUS:SOT='1'). The conditions are handled autonomously by the HMT7742/3 and no intervention by the microcontroller is necessary. The normal data flow is preserved and the HMT7742/3 will request further octets from the microcontroller as if the error were not present. These octets are silently dropped and no attempt is made to transmit them. Under error conditions, then transmission *may* be terminated by the microcontroller using LINK:END='1'.

6.2.6 Single octet UART state machine




Fig. 7 Single-octet UART mode state machine

6.2.7 Synchronisation in single octet UART mode

The HMT7742/3 uses a PLL (phase-locked loop) to continuously lock the UART receive and transmit frequency to the master frequency. A few octet values (00_h, 80_h, e0_h, f8_h and fe_h) do not provide information which can be used to correct the PLL frequency, and a continuous sequence of these values could prevent the PLL performing frequency tracking for some time. In IO-Link operation, however, it is not possible to create such M-sequences as the defined format of the M-sequence, and in particular the checksum, guards against this.

A continuous sequence of these octets is possible when the single octet UART mode is used in a proprietary mode, eg. for code download. In this case, the insertion of a synchronisation octet (aa_h) at least every 75ms is required, taking into account a worst case dissipation change (1W) in combination with a worst case oscillator temperature drift. The interval of 75ms is equivalent to 240 octets at 38.4kBaud assuming an inter-frame delay of 1 bit. We recommend the insertion of a synchronisation octet every 32 octets.

6.3 Transparent mode

The HMT7742/3 supports an operating mode for transparent communication of UART frames. In this mode, the frames are received and transmitted from a UART peripheral in the microcontroller, and the function of the PHY device is reduced to that of a physical level converter. This mode is supported by dual use of the MOSI and MISO pins, maintaining the low overall pin-count and a restricted use of microcontroller resources.

Transparent mode is entered by setting the CTL:TRNS register bit to '1' via the SPI. In this mode the IO-Link state machine in the HMT7742/3 and the PLL are placed in reset. The interrupt line and status monitoring for reset, short-circuit, over-temperature and under-voltage events continue to function.

6.3.1 Pin functions in transparent mode

In transparent mode, the MOSI and MISO pins are used for both SPI communication, and for the transparent path. The SS pin controls the use of the MOSI and MISO pins, according to Table 3.

	SPI comm's	transparent path	MOSI	MISO
SS='0'	SPI comm's active	CQ output switch control frozen	SPI data in	SPI data out
SS='1'	SPI comm's frozen	transparent path active	CQ output switch control	filtered CQ line level

Table 3: Pin dual use in transparent mode

An SPI communication in transparent mode is shown in Fig. 8. Initially the HMT7742/3 is driving the CQ line, an SPI exchange is then conducted in which the HMT7742 is instructed to stop driving the line, and finally the IO-Link master drives the CQ line.

Typically the microcontroller SPI access routine will record the MOSI level in use before setting SS='0' to start an SPI access, and assert this value again on the MOSI line before setting SS='1'. The microcontroller should preset the MOSI pin to the required level before the first SPI access enabling transparent mode. Support for this may however be automatic depending on the microcontroller.

The SPI connection to the HMT7742/3 is not suitable for a bus connection of multiple SPI slaves in transparent mode as the MOSI line is permanently driven.




Fig. 8: Illustration of operation in transparent mode

6.3.2 Transparent mode output path

With SS='1', the level of the MOSI pin controls the output switches according to the SIO, HS and LS bit settings as shown in Table 4. Where SS='0' for SPI access the level latched on the MOSI line is frozen, and used in the place of the MOSI line itself.

The CTL:HS and CTL:LS bits function as enables for the high-side and low-side switches respectively, and select operation as a high-side, low-side or push-pull device. Note that the logical path from MOSI to CQ is inverting.

CTL:SIO	CTL:HS	CTL:LS	operation	short-circuit
1	0	0	SIOListen operation	short reported after retry
1	0	1	SIO low-side operation	
1	1	0	SIO high-side operation	
1	1	1	SIO push-pull operation	
0	0	0	IOListen operation	short timers reset
0	0	1	do not use	
0	1	0	do not use	
0	1	1	push-pull IO-Link operation	short reported immediately

Table 4: Transparent mode operation

In transparent SIO operation (CTL:TRNS='1', CTL:SIO='1') a short is only reported after N retries, see t_{RETRY} , which is suitable to indicate the presence of a valid IO-Link wake-up pulse. In transparent IO-Link operation (CTL:TRNS='1', CTL:SIO='0'), a short is reported immediately after t_{SHORT} . In both cases the device will attempt to drive the line again after t_{RETRY} and then t_{RESTART} without intervention from the microcontroller. The output switches are disabled while a short is reported, protecting the device from excessive dissipation.

The short condition and associated internal timers can be reset by setting IOListen operation (CTL:TRNS='1', CTL:SIO=CTL:HS=CTL:LS='0'), which allows switching to push-pull IO-Link operation after valid data has been received. Following a cleared short condition, a new driving operation should only be selected after receiving valid IO-Link data or waiting for at least t_{RESTART} .

6.3.3 Transparent mode input path

With SS='1' in transparent mode, the level of the MISO line is the inverted level of the CQ signal. The signal is filtered with a constant delay filter, t_{ND} , to remove line glitches.

6.3.4 Leaving transparent mode

Transparent mode is left by clearing the CTL:TRNS register bit to '0' via the SPI.

7 IO-Link physical layer

7.1 UART frame

bit #	1	2	3	4	5	6	7	8	9	10	11
significance	START	LSB							MSB	PARITY	STOP
level	0	b0	b1	b2	b3	b4	b5	b6	b7	p	1

Table 5: UART Frame definition

A logic '1' is transmitted as a low level on the CQ line, and a logic '0' is transmitted as a high level on the line. The idle state for the CQ line is low.

Even parity is used, that is there will always be an even number of logical '1' bits in the 9 bit concatenation of the data bits b[7:0] and the parity bit.

7.2 M-sequence interpretation

The data direction is derived from the MSB of the first octet of the master message, "M-sequence control" (MC), where a '1' denotes a read operation and a '0' a write. see [1] for further details.

MSB							LSB
R/W	Comm chan.			Address			

Table 6: M-sequence control (MC) octet

The M-sequence type is derived from bits [7:6] of the second octet of the master message, "Checksum/M-sequence type" (CKT), which have permissible values of 2'b00, 2'b01, or 2'b10, and denotes whether the structure of the message is of Type 0, Type 1 or Type 2. See [1] for further details.

MSB							LSB
M-seq. type		Checksum					

Table 7: Checksum/M-sequence type (CKT) octet

The total length of the received M-sequence is determined according to Table 8, and is dependent on the M-sequence type and on the transfer direction (READ or WRITE).

	CKT: M-seq.type [7:6]	Received M-sequence length	
		READ, MC:R/W = '1'	WRITE, MC:R/W = '0'
Type 0	00	2 octets	3 octets
Type 1	01	2 octets	2 octets + f(OD1)*
Type 2	10	M2CNT	M2CNT+f(OD2)

Table 8: Receive M-sequence lengths, see examples in Table 10

f(OD1), f(OD2) and M2CNT are used to configure the HMT7742 for M-Sequence reception and configured through register MSEQ as follows:

- f(OD1), f(OD2): defines the received number of on-demand octets, where support is only provided for data widths of 1, 2 and 8 octets and not 32. The values are determined from MSEQ:OD1[1:0] for type 1 sequences and MSEQ:OD2[1:0] for type 2 sequences according to Table 9.

MSEQ:OD1[1:0]	f(OD1) (On-demand data)
00	illegal*
01	2 octets
10	8 octets

MSEQ:OD2[1:0]	f(OD2) (On-demand data)
00	1 octet
01	2 octets
10	8 octets

Table 9: Permissible values of MSEQ:OD1 and MSEQ:OD2, see examples in Table 10

- M2CNT: defines the expected octet count on a read operation. Its value corresponds to the value of field MSEQ:M2CNT[3:0]

The total data buffer size is 15 octets. If an M-sequence of a length greater than this is required for reception or transmission, then the single octet UART mode should be used (see section 6.2).

* A setting of MSEQ:OD1[1:0]=00 is used for backwards compatibility. In this case M2CNT + f(OD2) defines the length of received type 1 M-sequences.

7.2.1 Example settings

Table 10 shows examples to illustrate the correct register settings for M2CNT, OD1 and OD2 for different combinations of PREOPERATE and OPERATE M-sequences.

Nr.	Type
1	PREOPERATE: TYPE_1_2 2 bytes OD => OD1 = 01_B Master read: MC, CKT Device reply: OD, OD, CKS Master write: MC, CKT, OD, OD Device reply: CKS OPERATE: TYPE_2_1 M2CNT=2 1 byte OD => OD2 = 00_B Master read: MC, CKT Device reply: OD, PD, CKS Master write: MC, CKT, OD Device reply: PD, CKS
2	PREOPERATE: TYPE_0 1 byte OD fixed for TYPE_0, OD1 = don't care Master read: MC, CKT Device reply: OD, CKS Master write: MC, CKT, OD Device reply: CKS OPERATE: TYPE_2_4 M2CNT=4 1 bytes OD => OD2 = 00_B Master read: MC, CKT, PD, PD Device reply: OD, CKS Master write: MC, CKT, PD, PD, OD Device reply: CKS
3	PREOPERATE: TYPE_1_V 8 bytes OD, OD1 = 10_B Master read: MC, CKT Device reply: OD, OD, OD, OD, OD, OD, OD, OD, CKS Master write: MC, CKT, OD, OD, OD, OD, OD, OD, OD, OD Device reply: CKS OPERATE: TYPE_2_V M2CNT=5 2 bytes OD => OD2 = 01_B Master read: MC, CKT, PD, PD, PD Device reply: OD, OD, PD, CKS Master write: MC, CKT, PD, PD, PD, OD, OD Device reply: PD, CKS

Table 10: Example M2CNT, OD1 and OD2 register settings

7.3 Checksum calculation and verification

The checksum for an out-going message is calculated by the HMT7742/3, by logically exclusively OR'ing all LINK:CNT octets of the message, with a starting value of 0x52h. For this calculation the written value of the checksum register should be zero. The checksum is compacted from 8 bits to 6 bits using the algorithm of Table 11:

Bit	Calculation
C[5]	D[7] xor D[5] xor D[3] xor D[1]
C[4]	D[6] xor D[4] xor D[2] xor D[0]
C[3]	D[7] xor D[6]
C[2]	D[5] xor D[4]
C[1]	D[3] xor D[2]
C[0]	D[1] xor D[0]

Table 11: Checksum compaction

This HMT7742/3 then inserts this 6-bit checksum into the lower bits of the last octet sent ("Checksum/status octet").

MSB							LSB
Event flag	PD Invalid	Checksum					

Table 12: Checksum/status (CKS) octet

The HMT7742/3 calculates the expected checksum for an incoming message, by exclusively OR'ing the octets of the master message, with a starting value of 0x52h. For this calculation the Checksum/M-sequence type (CKT) octet is used, but with all of the bits of the Checksum field set to zero. The calculated and expected checksum are compared and the STATUS:CHK bit is set accordingly.

7.4 Data signal receive

The baud rate for signal reception is set by the CFG:BD bit. Both 38.4kBaud and 230.4kBaud are supported.

The CQ data level is monitored for signals, filtering out pulses with a duration of less than t_{ND} . The decision threshold for the CQ data level is determined by the CFG:RF bit. Where this is '0', the IO-Link standard absolute levels are used, and where the bit is '1' the threshold is referred to VPLUS/2.

The first transition is the start reference of the frame. After this, data is sampled at the centre of each bit time. Bits are read into the data buffers, removing the start and stop bits. The fill level is recorded in the LINK:CNT field.

Once the expected number of UART frames have been read, the checksum and parity bits for the message are checked, and the STATUS:CHK bit set appropriately. The STATUS:DAT bit is set, and an interrupt is generated.

Consecutive UART frames are expected from the master within a period of $3 \times T_{BIT}$. If a time of $4 \times T_{BIT}$ is exceeded, then both the STATUS:DAT and STATUS:CHK bits are set and an interrupt is generated on the INT pin.

The HMT7742/3 will then enter the Transmit state and wait for the microcontroller to read the data and prepare a return message, signalling completion by writing a '1' to either the LINK:SND or LINK:END register bit

7.5 Data output

The baud rate for transmission is set by the CFG:BD bit. Both 38.4kBaud and 230.4kBaud are supported.

The number of message octets for transmission are written into the LINK:CNT field and sent following writing bit LINK:SND. The START, STOP and PARITY bits are appended to create the UART frames, and the checksum calculated and stuffed in the message. The data is sent by using push-pull operation of the output switches.

Writing either the LINK:SND or LINK:END bit clears the STATUS:DAT and STATUS:CHK status flags.

The data output is synchronised using the HMT7742's internal PLL clock.

As defined in the IO-Link specification [1], the device has a maximum of $10 \times T_{BIT}$ periods to process the incoming message and prepare the response. A delay of up to $T_{BIT}/16$ can be incurred in the HMT7742/3 due to synchronisation with the internal PLL clock, leaving the microcontroller slightly less than $10 \times T_{BIT}$ to respond.

7.6 Clock recovery

The HMT7742/3 has an internal RC clock with a nominal frequency of f_{CK} .

The filtered data line is monitored for transitions while in the IOListen and SIOListen states. When a first rising edge is seen, the internal PLL clock phase is aligned to the incoming data. The PLL clock corrects its operational frequency on the detection of further rising edges. See §6.2.7 regarding detailed operation in single octet mode.

The clock correction has a resolution of f_{RES} and a stability of f_{STAB} over the duration of a message.

8 Short circuit detection

In the case of a short circuit or a wake-up request from the master the CQ channel current will exceed the short-circuit threshold. When this occurs continuously for a period longer than t_{SHORT} , the output transistors are switched off.

In IO-Link mode the event is signalled immediately to the microcontroller via the STATUS:SSC bit and an interrupt is generated.

In SIO mode a number of retries, N_{RETRY} , are attempted with a delay of t_{RETRY} . If these are unsuccessful then the event is signalled to the microcontroller via the STATUS:SSC bit and an interrupt is generated. A restart timer is started, with period $t_{RESTART}$. If this timer elapses without intervention by the microcontroller or without reception of a valid IO-Link message, then the HMT7742/3 will attempt to drive the CQ line again. In the event of a continued short-circuit, this cycle will repeat indefinitely.

The short-circuit current threshold, I_{SET} , is set by CTL:SCT[2:0].

CTL:SCT	Threshold	CTL:SCT	Threshold
decimal	(mA)	decimal	(mA)
4	110	0	190
5	130	1	210
6	150	2	230
7	170	3	250

Table 13: Short-circuit threshold current, I_{SET}

9 Maximum current output

The switches have a saturation current of I_{SAT} , and will not draw more current than this. The power supply must be able to supply this current for the duration T_{SHORT} to prevent a supply voltage drop on VPLUS.

10 Under-voltage detection

If the voltage on the VPLUS is below the V_{UV} threshold, then status bit UV is set. An interrupt is generated if this status is different to the status reported in the last SPI exchange.

The under-voltage thresholds is set by CFG:UVT[2:0].

CFG:UVT	Threshold	CFG:UVT	Threshold
decimal	(V)	decimal	(V)
0	18.0	4	12.0
1	16.3	5	10.0
2	15.0	6	8.6
3	13.9	7	7.2

Table 14: Under-voltage thresholds

11 Short term power loss

If the supply on the VPLUS fails then reverse current from VSNS to VPLUS is blocked. A residual leakage current of $I_{PLUSREV}$ may still flow in this time. Appropriate dimensioning of the capacitor C_{SNS} can be used to maintain the power supply during this event.

12 Temperature measurement

The measured temperature in celsius can be read from the HMT7742/3 from the TEMP:TEMP[6:0] register. The temperature is given as shown in Fig. 9.




Fig. 9: HMT7742/3 temperature measurement

13 Thermal shutdown

The STATUS:SOT bit is a filtered version of the output of the temperature sensor. When the HMT7742/3 temperature exceeds the threshold this bit is set to '1', when the temperature is below the threshold the bit is set to '0'. The trip threshold is determined by the set-point in register THERM:TH[4:0], as shown in Fig. 10.




Fig. 10: HMT7742/3 temperature measurement

If the trip threshold is exceeded, the output switches are disabled, the event is signalled to the microcontroller via the status register (STATUS:SOT) and an interrupt is generated.

13.1 Automatic operation

If the THERM:AUT bit is '0' and a temperature in excess of the set point is reached then the threshold is automatically moved to a release threshold Θ_{HYST} below the set point. When the temperature falls below this release threshold, the HMT7742/3 will return to a normal operating state and return the threshold to the original level.

14 LED outputs

Two current controlled outputs are provided to generate a LED current up to 8mA. The nominal LED current is defined by the settings of the LED:LED1 and LED:LED2 fields.




Fig. 11: HMT7742 LED currents

15 Line surge protection and reverse polarisation

Integrated surge protection is provided for pins PGND, CQ and VPLUS to CEI/IEC 60255-5:2000, 1kV over 500 Ω , half-time 50 μs . Note that the surge stimulus is applied between the pins, rather than in common mode. This subjects the device under test to the current ratings shown in Fig. 12.




Fig. 12: Surge waveform

The surge protection provides a zener like action with a protection threshold of V_{PROT} , deliberately chosen to be in excess of the normal operating voltages of the HMT7742/3. Once the surge disturbance is complete, the line voltages recover to normal levels and the zener protection automatically ceases to conduct. This protection style is preferred over an active snap-back protection which may continue to conduct when the operating voltages return to their nominal conditions.

Further external surge protections are compatible with the internal protections where compliance to standards exceeding the demands of IEC 60255-5 are required.

Reverse polarisation protection is included in the HMT7742/3. When VSNS is not supplied ($V(VPLUS) \leq V(PGND)$) minimal currents, I_{REV_POL} , will flow between any pair of the pins, up to a maximum voltage difference between any pair of pins of 35V.

Note: if the HMT7742/3 is rapidly switched from a correctly polarised condition to a reverse polarised condition, such that the C_{SNS} capacitor remains charged, then the zener function of the CQ output will cause a destructive current to flow. Sufficient time should be allowed (ms) during testing of the reverse polarisation function to allow C_{SNS} to discharge.

16 Linear regulator

The HMT7742/3 includes a single 50mA linear regulator supplied from the VPLUS pin, which depending on the device variant, has fixed output levels on pin VSNS of V_{V3V3} or V_{V5V}

The dynamic start-up behaviour of the linear regulator, for both HMT7742(3.3V) and HMT7743(5.0V) operation under different conditions of C_{SNS} can be seen in Fig. 13 below. A typical DC load, I_{SNS} , of 10mA, and a rise time of 2.4V/ μ s on pin VPLUS were used.




Fig. 13 Linear regulator dynamic start-up under different conditions of C_{SNS}

A maximum static load, equivalent to a resistor R_{START_MIN} , may be drawn externally on VSNS during start-up. A static load is the current which would be drawn continuously by the application circuit if the output voltage, V_{SNS} , were held at a fixed level. A load in excess of this level may block the start-up.

A higher dynamic load (eg. capacitor charging) is permitted. Dynamic loads will affect (slow) the start, but will not block start-up.

In normal operation the consumption of the HMT7742/3 itself is limited to the quiescent current, I_{QUIES} . During startup, the static load contributed by the HMT7742/3 on the supply is limited to I_{QUIES_START} . The actual load is increased by the current drawn to charge the application capacitors and any external loads.

17 Power dissipation

The maximum average power consumption in short circuit is:

$$\frac{\max(I_{SAT}) \cdot \max(V_{PLUS}) \cdot t_{SHORT} \cdot N_{RETRY}}{t_{RESTART}} = 26.5\text{mW}$$

The power dissipation into an inductive load, assuming no internal losses in the inductor itself is $f \frac{1}{2} L I^2$, where f is the switching frequency, L the load inductance and I the operating current. The design of the application hardware should take account of this heating.

Fig. 14 shows the means to estimate the device junction temperatures based on the dissipation of the regulator and switches.




Fig. 14: Example thermal power dissipation estimation

Note: Since the thermal performance in the final application is dependent on a number of factors (e.g. PCB design, power dissipation of neighbouring components, ambient temperature, air flow, bump-pitch etc), the thermal package properties provided in Fig. 14 should only serve as a guideline. The specified value, $\Theta_{\text{JA-DFN}}$, is given based on a four-layer FR-4 PCB, as per JEDEC specification, JESD51-7, under still air conditions.

18 Register map

Reg	Addr	Bits							Function	
MSEQ	00h	R/W	R/W	R/W	R/W	R/W	R/W	R/W	OD1[1:0]: 00 backwards compatibility only (type 1) 01 2 octets on-demand data 10 8 octets on-demand data 11 reserved OD2[1:0]: 00 1 octet on-demand data (type 2) 01 2 octets on-demand data 10 8 octets on-demand data 11 reserved M2CNT[3:0] expected octet count on read operation	
		OD1[1:0]		M2CNT[3:0]			OD2[1:0]			
CFG	01h	R/W	R/W	R/W	R/W	R/W	R	R	UVT[2:0]: under-voltage threshold, see §10 BD: 0 baud rate 38.4kbaud 1 baud rate 230.4kbaud RF: 0 absolute CQ comparator ref. level 1 CQ comparator ref. level at VPLUS/2	
		UVT[2:0]			BD	RF				
CTL	02h	R/W	R/W	R/W	R/W	R/W	R/W	R/W	TRNS: set transparent operation mode SCT[2:0]: short-circuit threshold, see §8 SGL: Single octet UART mode SIO: SIO mode requested HS: enables HS switch LS: enables LS switch	
		TRNS	SCT[2:0]		SGL	SIO	HS	LS		
LINK	03h	R	R	R/W	R/W	R/W	R/W	W	W	CNT[3:0]: data buffer fill count * END: Writing '1' declines sending response SND: Writing '1' sends IO-Link response immediately
		0	0	CNT[3:0]			END	SND		
THERM	04h	R/W	R	R	R/W	R/W	R/W	R/W	R/W	TH[4:0]: Sets thermal shutdown level AUT: 0 automatic thermal control on 1 automatic thermal control off
		AUT	0	0	TH[4:0]					
STATUS	05h	R/W	R	R	R	R	R	R	R	RST: low following reset, set by writing INT: set when interrupt active prior to SPI read UV: under-voltage rsvd: reserved, do not use CHK: bad checksum or parity DAT: data available, IO machine is waiting to transmit SSC: short-circuit SOT: over-temperature
		RST	INT	UV	rsvd	CHK	DAT	SSC	SOT	

Reg	Addr	Bits	Function																		
LED	06h	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr><tr><td colspan="4">LED1[3:0]</td><td colspan="5">LED2[3:0]</td></tr></table>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	LED1[3:0]				LED2[3:0]					LED1[3:0]: LED1 control current setting LED2[3:0]: LED2 control current setting
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W													
LED1[3:0]				LED2[3:0]																	
TEMP	0Ch	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr><tr><td>0</td><td colspan="8">TEMP[6:0]</td></tr></table>	R	R	R	R	R	R	R	R	R	0	TEMP[6:0]								TEMP: current measured temperature value
R	R	R	R	R	R	R	R	R													
0	TEMP[6:0]																				
LINK2	0Fh	<table><tr><td>R</td><td>R</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>W</td><td>W</td><td></td></tr><tr><td>0</td><td>0</td><td colspan="4">CNT[3:0]</td><td>END</td><td>SND</td><td></td></tr></table>	R	R	R/W	R/W	R/W	R/W	W	W		0	0	CNT[3:0]				END	SND		CNT[3:0]: data buffer fill count * END: Writing '1' declines sending response SND: Writing '1' sends IO-Link response after FR0 is written. Note: LINK register repeated prior to frame buffer with deferred send function.
R	R	R/W	R/W	R/W	R/W	W	W														
0	0	CNT[3:0]				END	SND														
FR0-FR14	10h-1eh	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr><tr><td colspan="9">DATA[7:0]</td></tr></table>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	DATA[7:0]									15 octet data buffer †
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W													
DATA[7:0]																					
VERSION	23h	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr><tr><td>1</td><td>VER[1:0]</td><td>rsvd</td><td>rsvd</td><td>rsvd</td><td>rsvd</td><td>rsvd</td><td>rsvd</td><td></td></tr></table>	R	R	R	R	R	R	R	R	R	1	VER[1:0]	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd		VER[1:0]: 00 HMT7742R6 10 HMT7742 (3.3V) 11 HMT7743 (5.0V)
R	R	R	R	R	R	R	R	R													
1	VER[1:0]	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd														

Table 15 Register Map

* Valid CNT data may only be read when data is available (DAT bit set). If this is true then reading the field returns the number of received octets. Writing the CNT field sets the number of octets to transmit. Note that a read back will continue to read the number of octets received, and not the value written over SPI.

† The data buffer registers are only accessible when data is available (DAT bit set).

The initial value of all register bits from address 0x00 to 0x1e following reset is '0'.

19 Detailed block diagram

Fig. 15 shows the details of the internal blocks of the HMT7742 device, and indicates which blocks the register fields act on, or are generated by.




Fig. 15 Detailed block diagram, showing register field connections

20 Documented test-mode

Writing 02_h to the test register 0e_h overrides the normal operation of the INT pin, providing the output of the CQ comparator directly, with no digital filtering. Other uses of the test register are strictly reserved, and their function is subject to change without notice.

21 Pins

Block	Description	Pins	Pin # DFN	V tolerance 2) (V)	Type 1)
Line	Line supply voltage	VPLUS	4	35	PWR
	Line data signal	CQ	5	35	ANA IO
	Switch ground return	PGND	6	0.7	PWR
	Ground	GND	1	ref	PWR
SPI	SPI data, microcontroller to HMT7742	MOSI	11	5.5	CI
	SPI synchronisation, slave select	SS	12	5.5	CI
	SPI interface clock signal	SCK	9	5.5	CI
	SPI data, HMT7742 to microcontroller	MISO	10	5.5	CO
	interrupt	INT	8	5.5	CO
LED	LED1 source current	LED1	7	5.5	ANA O
	LED2 source current	LED2	3	5.5	ANA O
Low volt supply	Sensor and microcontroller supply	VSNS	2	5.5	PWR
Note 1) PWR: power, CI: CMOS input, CO: CMOS output, ANA IO: Analogue input output, ANA O: Analogue output 2) Indicative only, refer to technical data (§22) for specification limits					

Table 16: HMT7742 pins

22 Technical Data

22.1 Absolute maximum ratings

All values refer to GND unless otherwise specified	Symbol	Min	Max	Unit
Pin voltage VPLUS (steady-state)		-40	40	V
Pin voltage VPLUS (transient)		Internally limited		
Pin voltage CQ (steady-state)		-40	40	V
Pin voltage CQ (transient)		Internally limited		V
Pin voltage VSNS		-1	7	V
Pin voltage digital pins, LED pins		-1	7	V
Storage temperature range before assembly	T _{STOR}	-40	150	°C
Electrostatic protection (HBM 100pF, 1.5kΩ)	V _{ESD}	4		kV
Soldering temp. (20-40sec, cf. JEDEC J-STD-020C)	T _{LEAD}		260	°C

Table 17: Absolute maximum ratings

All values refer to GND unless otherwise specified.

Operation above the absolute maximum ratings may lead to instantaneous device failure. Operation of the HMT7742/3 between the operating ratings and the absolute maximum ratings leads to a reduced operating life-time.

22.2 Operating parameters

	Symbol	Min	Typ	Max	Unit
Operating current supply, no pin currents	I_{QUIES}		1.3	1.7	mA
Static load on VPLUS during startup	$I_{\text{QUIES_START}}$			10	mA
Junction temperature	T_{MAX}	-40		150	°C
VPLUS supply voltage, VSNS=3.3V, ISNS=50mA	V_{SUP1}	5	24	35	V
VPLUS supply voltage, VSNS=5.0V, ISNS=50mA	V_{SUP2}	7	24	35	V
Blocking capacitor on VPLUS	C_{BLK}	100			nF
EMC blocking capacitor	C_{EMC}		470		pF
Maximum load capacitor	$C_{\text{LOAD_MAX}}$			250	nF
Maximum inductance (see note 1)	$L_{\text{LOAD_MAX}}$				mH
VSNS supply blocking capacitor (see note 2)	C_{SNS}	1		10	μF
(1) unlimited, see section 17 for further details					
(2) best phase margin between 1μF to 2μF					

Table 18 Operating parameters

22.3 Electrical parameters

Electrical parameters are valid over the operating temperature and voltage range, unless otherwise stated.

Parameter	Conditions, comment	Symbol	Min	Typ	Max	Unit
Receiver						
Input threshold "H"	RF=0	V_{THH}	10.5		13	V
Input threshold "L"	RF=0	V_{THL}	8		11.5	V
Input threshold "H"	RF=1	V_{THHR}	-10%	$V_{\text{PLUS}}/2-0.5$	+10%	V
Input threshold "L"	RF=1	V_{THLR}	-10%	$V_{\text{PLUS}}/2+0.5$	-10%	V
Hysteresis		V_{HYS}	0	1		V
Input range CQ		V_{IN}	-10		$V_{\text{PLUS}}+10$	V
Noise suppression time		t_{ND}		$1/(16 \cdot f_{\text{BIT}})$		μs
Data rate	BD=0	f_{BIT}		38.4		kBaud
Data rate	BD=1	f_{BIT}		230.4		kBaud
Bit time		T_{BIT}		$1/f_{\text{BIT}}$		ms
PLL						
internal clock base		f_{CK}	-10%	10	+10%	MHz
PLL resolution		f_{RES}		0.4		%
PLL clock stability	change over 2ms	f_{STAB}			1	%
Short circuit and Wake-up detection						
set current	see Table 13	I_{SHORT}	-20%	I_{SET}	+20%	mA
filter delay		t_{SHORT}	-10%	14	+10%	μs
retries	SIO=1	N_{RETRY}		2		
retry delay	SIO=1	t_{RETRY}	-10%	50	+10%	μs
short circuit restart	SIO=1	t_{RESTART}	-10%	100	+10%	ms

Parameter	Conditions, comment	Symbol	Min	Typ	Max	Unit
Regulator						
Output capability	3.3V or 5.0V	I_{VSNS}			50	mA
output capability		I_{OUT}	50			mA
Startup static capability	3.3V	$R_{START3V3}$	67			Ω
	5.0V	$R_{START5V0}$	160			Ω
Operating Voltage	$VSNS=3.3V, I_{VSNS}=50mA$	V_{SUP1}	$VSNS+1.7$		36	V
	$VSNS=5V, I_{VSNS}=50mA$	V_{SUP2}	$VSNS+2.0$		36	V
regulator output voltage	3.3V Variant, HMT7742	V_{SNS}	-5%	3.3	5%	V
Load Regulation DC	$1mA < I(VSNS) \leq 50mA$	$\Delta VSNS$			50	mV
Line regulation DC	$VSNS=10-36V$	$\Delta VSNS$			10	mV
Temperature variation	$I(VSNS)=15mA, VPLUS=24V$	$ \Delta VSNS $			50	mV
regulator output voltage	5.0V Variant, HMT7743	V_{SNS}	-5%	5.0	5%	V
Load Regulation DC	$1mA < I(VSNS) \leq 50mA$	$\Delta VSNS$			50	mV
Line regulation DC	$VSNS=10-36V$	$\Delta VSNS$			10	mV
Temperature variation	$I(VSNS)=15mA, VPLUS=24V$	$ \Delta VSNS $			50	mV
Reverse leakage	$VSNS > VPLUS$	$I_{PLUSREV}$			15	μA
Power supply ripple rejection at $VPLUS \geq 7V, VSNS=5.0V$	$C_{VSNS}=1\mu F, I(VSNS)=1-10mA$ $f < 1kHz$ $f = 1kHz-500kHz$ $f > 500kHz$	PSRR				dB
			43			
			21			
			44			
Power supply ripple rejection at $VPLUS \geq 10V, VSNS=5.0V$	$C_{VSNS}=1\mu F, I(VSNS)=1-10mA$ $f < 1kHz$ $f = 1kHz-500kHz$ $f > 500kHz$	PSRR				dB
			58			
			29			
			47			
Power supply ripple rejection at $VPLUS \geq 24V, VSNS=5.0V$	$C_{VSNS}=1\mu F, I(VSNS)=1-10mA$ $f < 1kHz$ $f = 1kHz-500kHz$ $f > 500kHz$	PSRR				dB
			60			
			36			
			54			
under-voltage detect	see Table 14	V_{UV}	$UV_{SET}-1$	UV_{SET}	$UV_{SET}+1$	V
	$V_{UV} \geq 10V$	V_{UV}	$UV_{SET}-10\%$	UV_{SET}	$UV_{SET}+10\%$	V
POR						
POR release threshold		V_{POR}	1.6	2.0	2.4	V
POR hysteresis		V_{HYST}		0.1		V
Output switches						
Output resistance	$I_{OUT}=100mA, T<150^{\circ}C$	R_{SW}			10	Ω
Switching time		t_{SW}			1	μs
Zener voltage	$I_{OUT}=100mA$	V_{ZEN}	6		10	V
Saturated current		I_{SAT}	0.65	1.2	1.5	A

Parameter	Conditions, comment	Symbol	Min	Typ	Max	Unit
Line surge protection, parameters with respect to any pair PGND, CQ, VPLUS						
Protection leakage	$V=\pm 35V$	$I_{REV POL}$			40	μA
Protection threshold	$I=0.5A$	V_{PROT}	35	40	45	V
Thermal shutdown						
Temperature accuracy	$150^{\circ}C, 6\sigma$	ϵ_T	-10		10	$^{\circ}C$
Temperature accuracy	$25^{\circ}C$	ϵ_T	-5		5	$^{\circ}C$
Thermal hysteresis		Θ_{HYST}		10		$^{\circ}C$
Over-temp. filter period		t_{THERM}		1		ms
Digital pins (see Fig. 4)						
Output pin current	$\Delta V=0.5V$	I_{DIG}	4			mA
Input low signal		V_{DL}	-0.5		$0.15V_{SNS}$	V
Input high signal		V_{DH}	$0.5V_{SNS}$		$V_{SNS}+0.5$	V
Device current rise, unequal supply uC and HMT7742	$V_{PIN}=3.3V, V_{SNS}=5.0V$, per pin	ΔI_{VSNS}			15	μA
Clock low phase	SCK	t_{cl}	50			ns
Clock high phase	SCK	t_{ch}	50			ns
Setup wrt. SCK	MOSI	t_{ms}	10			ns
Hold wrt. SCK	MOSI	t_{mh}	10			ns
Setup wrt. SCK	SS	t_{ss}	10			ns
Hold wrt. SCK	SS	t_{sh}	10			ns
Output availability	MISO	t_{md}		18	40	ns
Internal pull-up to VSNS	SS, SCK, MOSI	R_{PU}	50		200	k Ω
LED driver						
Sink current base unit		I_{LED}	-10%	0.5	+10%	mA
Voltage range		V_{LED}	0.6		V_{SNS}	V
TABLE END						

Table 19 Electrical parameters

23 Package, footprint and tape drawings




Fig. 16: Package and footprint drawing proposal for new designs




Fig. 17: Tape and Reel drawings